Welcome！[Sign In] ！[Sign Up]！
Front-page it | Collect it | [中国-简体中文]
FAQ Fav
Location:
Search - fft 8

Search list

[Algorithm] FFT

Description: FFT算法的基本原理是把长序列的DFT逐次分解为较短序列的DFT.按照抽取方式的不同可分为DIT-FFT(按时间抽取)和DIF-FFT(按频率抽取)算法.按照蝶形运算的构成不同可分为基2、基4、基8以及任意因子(2n,n为大于1的整数),基2、基4算法较为常-The FFT algorithm s basic principle is decomposes gradually long sequence DFT into short sequence DFT. different may divide into according to the extraction way DIT-FFT (according to time extraction) and DIF-FFT (according to frequency extraction) the algorithm. Different may divide into the base 2, base 4, bases according to the butterfly-shaped operation s constitution 8 as well as the random factor (2n, n is bigger than 1 integer), the base 2, base 4 algorithms are more common.
Platform: | Size: 419840 | Author: 卡其米奇 | Hits:

[Algorithm] fft

Description: FFT算法实现 Radix2 可以计算 4，8，16，32, 64，128, 256....点FFT Radix4 可以计算 4，16, 64, 256, 1024...点FFT FFT_DIT_general.c 实现了 Radix2 和Radix4 的配合使用，可以计算Radix2可以计算的所有FFT，但效率比Radix2高。-FFT can be calculated Radix2 algorithm 4,8,16,32, 64,128, 256 .... can calculate the FFT Radix4 points 4,16, 64, 256, 1024-point FFT FFT_DIT_general.c ... Radix2 and Radix4 achieved with the use of Radix2 can calculate can calculate all the FFT, but Radix2 high efficiency.
Platform: | Size: 2048 | Author: liuxiaoxiao | Hits:

[VHDL-FPGA-Verilog] design

Description: The verilog implementation of 8-point FFT in verilog. Radix 2 Decimation in Frequency.
Platform: | Size: 10240 | Author: Hong-soo | Hits:

[DSP program] FFT

Description: 基于时间抽取的8~1024点FFT的程序及输入、输出，用TMS320C54x汇编编写，已通过调试，并对输入方波信号进行FFT变换，检验输出信号是否是一sin波形-Based on the time taken from 8 to 1024 points FFT process and the import, export, and to prepare a compilation TMS320C54x through debugging, and enter the square wave signal FFT transform, testing whether the output signal waveform is a sin
Platform: | Size: 20480 | Author: iechshy1985 | Hits:

[VHDL-FPGA-Verilog] fft_VHDL

Description: 使用altra的quartus8.1作为开发环境，用硬件语言VHDL实现了fft的变化-Altra as quartus8.1 use the development environment, language VHDL hardware changes to achieve the fft
Platform: | Size: 71680 | Author: 黄易飞 | Hits:

[VHDL-FPGA-Verilog] FFT

Description: 8 point FFT written in Verilog
Platform: | Size: 7399424 | Author: binh | Hits:

[Crack Hack] 64R4SDFpoint_FFT

Description: 该工程实现了一个64点FFT，verilog编写，采用R4SDF结构，通过Modelsim功能仿真，压缩包里有rtl代码，dc脚本，输出报告。-The project implements a 64-point FFT, verilog compiled by R4SDF structure, through the Modelsim functional simulation, compression bag with rtl code, dc script, the output report.
Platform: | Size: 1255424 | Author: ShuChen | Hits:

[Graph Drawing] fftdemo_qt

Description: 内部利用Python语言编写，使用QT Designer4.0 绘出界面，调用pyqt库进行信号与槽的连接，利用python的库计算时域512个点的数组的FFT并绘制时域频域图，512点可用python的集成软件ERIC生成，此程序推荐在LINUX环境下使用-Internal use Python language, using the QT Designer4.0 mapped interface, call pyqt library to connect signals and slots using time-domain calculation of python library array of 512 points FFT and time domain frequency domain graph drawing, 512 points available ERIC generation of integrated software python
Platform: | Size: 6350848 | Author: 秦玉龙 | Hits:

[VHDL-FPGA-Verilog] FFT8

Description: FFT8，8点FFT运算，用verilog vhdl 语言编写，可以应用于64点FFT-FFT8, 8 点 FFT computation, using verilog vhdl language, can be applied to 64-point FFT
Platform: | Size: 3072 | Author: 姚兴波 | Hits:

[VHDL-FPGA-Verilog] FFT

Description: The VHDL implementation of 8-point FFT in VHDL. Radix 2 Decimation in Frequency-The VHDL implementation of 64-point FFT in VHDL. Radix 2 Decimation in Frequency i am found of it.It s really very good!
Platform: | Size: 31744 | Author: 小鸟动人 | Hits:

[DSP program] FFT

Description: 基于TMS320C54x的FFT实现，从而掌握掌握8～1024点复数 C54x FFT程序的使用方法-TMS320C54x the FFT-based implementation to grasp the master 8 1024 point complex ' C54x FFT program to use
Platform: | Size: 2048 | Author: jlryry | Hits:

[Algorithm] fft.c

Description: c语言编写的求1,2,4,8,16,32,64,128,256,512,1024,2048点fft 通用程序-c language of the general program requirements 1,2,4,8,16,32,64,128,256,512,1024,2048 point fft
Platform: | Size: 15360 | Author: ws | Hits:

[VHDL-FPGA-Verilog] 8-p-fft

Description: 基于FPGA和CORDIC算法的8点FFT-8-point FFT based on FPGA and CORDIC
Platform: | Size: 6144 | Author: 庞清平 | Hits:

[ARM-PowerPC-ColdFire-MIPS] 51--signal-analysis--FFT

Description: 51单片机，信号分析，FFT,8位单片机进行信号分析的尝试-51, signal analysis, FFT, 8-bit microcontroller attempt to signal analysis
Platform: | Size: 76800 | Author: tianqi911 | Hits:

[Other] 8-fft

Description: FFT 8 PT RDX 2 USING VERILOG
Platform: | Size: 1024 | Author: kiranraj tak | Hits:

[Algorithm] fft

Description: This file include a FFT algorithm a Scheme Workshop entry by John David Stone. -This file include a FFT algorithm a Scheme Workshop entry by John David Stone.
Platform: | Size: 1024 | Author: vladimir | Hits:

[Algorithm] FFT-PLOT-F-R8_Rev.8.0

Description: FFT change 高速フーリエ変換ワークシート(FFT change ` you can easy to make fft)
Platform: | Size: 265216 | Author: RUNZe | Hits:

[Embeded-SCM Develop] 设计案例-FFT至简设计实现法

Description: DIT-FFT至简设计实现法 工程说明 案例补充说明 本案例无论是模块划分、计数器设计、还是乒乓操作的读写处理，都始终基于“至简设计”的原则，用简易的代码结构就能实现复杂的DIT-FFT蝶形运算，代码设计风格极其简洁，详细可参考附录代码。(DIT-FFT to Jane design and Implementation Engineering description This design is based on the discussion to simple design method to achieve the 2-FFT algorithm according to the base time selection (DIF-FFT) implementation process, support N from 8 to 1024. Case Supplement In this case, both the module division, the counter design, and the reading and writing of table tennis operations are always based on the "to Jane" design)
Platform: | Size: 861184 | Author: 明德扬科教 | Hits:

[Other] 128点FFT

Description: 128点基8的快速傅里叶变换的verilog代码(Verilog code of fast Fourier transform based on 128 point base 8)
Platform: | Size: 231424 | Author: helimpopo | Hits:

[Algorithm] 8点和16点FFT

Description: 本程序可以计算8点和16点序列的快速傅里叶变换(This program can calculate fourier transform of time series wth 8 and 16 points)
Platform: | Size: 1024 | Author: yanyanecho | Hits:
« 1 23 4 5 6 7 8 9 10 »

CodeBus www.codebus.net